tiny instruction set computer
Log | Files | Refs | README

DateCommit messageAuthorFiles+-
2023-03-03 05:26Update some screenshots, a README file, and tisc debug output formatPaul Longtine10+2149-2168
2022-06-23 06:28TISCv2.3 Utilized mode of `sp`, `lb`, `sb` instructions to use the stackPaul Longtine15+2070-1855
2022-06-21 20:33TISCv2.2 Revised `pcr` instruction, included new `peek` instructionPaul Longtine13+1936-1928
2022-06-21 06:54TISCv2.1 Added support for calling/returning from subroutinesPaul Longtine12+1908-1635
2022-06-20 11:39Updated / added version numbersPaul Longtine2+11-12
2022-06-20 02:29More prettifyPaul Longtine1+82-89
2022-06-20 02:15Prettify some bit of the circuitPaul Longtine1+10-11
2022-06-20 01:46Fix use of uninitialized memoryPaul Longtine1+5-0
2022-06-20 01:39Fix missing calls to `free`Paul Longtine1+6-0
2022-06-20 01:23TISCv2.0 Revised immediate system to support loading multiple bytesPaul Longtine12+2207-1894
2022-06-18 21:32TISCv1.4 Implement a "write active" pinPaul Longtine7+1710-1654
2021-12-22 03:26Modified behavior of `LUI` to AND over OR operation if the last instruction wasPaul Longtine3+1844-1493
2021-01-27 23:37Merge branch 'fixMissingFree'Paul Longtine1+3-0
2021-01-27 23:36Fix missing call to 'free'Paul Longtine1+3-0
2021-01-27 07:37Add base 2 and base 16 integer representations for intermediate valuesPaul Longtine2+28-2
2021-01-17 08:21Merge branch 'master'Paul Longtine0+0-0
2021-01-17 07:47Multiplexed what was the ADD instruction to use the set operation for compare.Paul Longtine13+1872-1578
2021-01-17 07:47Multiplexed what was the ADD instruction to use the set operation for compare.Paul Longtine13+1871-1577
2020-06-18 05:21Implemented features to distinguish memory load / save from instruction execution, so that the entire first-class address range is availablePaul Longtine1+1543-1485
2020-06-17 06:57Added a new test program, some minor modifications to the circuit to fix bugs, and updated the README and documentation a bitPaul Longtine5+1457-1266
2020-06-16 07:36Update label and add friendly screenshot to READMEPaul Longtine3+3-1
2020-06-16 07:27Added heaps of documentation, added a new instruction, and trimmed a lot of the excess off of the instruction set decoderPaul Longtine17+1901-4178
2020-06-15 03:29Added new comparison operators! Also made string compares less sketchy.Paul Longtine7+6773-6323
2019-09-30 03:39Made prettierPaul Longtine2+1984-1992
2019-09-29 19:38Fixed bugs, implementing some test programs to shake things downPaul Longtine6+1973-1917
2019-09-28 04:55Modularized the logisim implementation of TISC, added a null GPR token in the assembler and re-worded and clarified the INSTRUCTION_SET documentpaul_longtine3+200-97
2019-09-28 03:31Implemented tidy formatting for logisim memory load file, greatly improved niceness of tisc CPUpaul_longtine4+6182-6136
2019-09-25 03:49Use tabs everywhere, previous commit had mixed tabs and spacespaul_longtine1+46-46
2019-09-25 03:43Made headway on implementing instructions. Updated behavior of the SB/LB instructions - do not increment the PC when loading a different address to read/write from memoryPaul Longtine3+2074-1897
2019-06-13 20:39Line numbering now happy, addressing now happy, and we're producing bytes at this rate.2+143-88
2019-06-13 04:25Hashing out tiny assemblerPaul Longtine2+151-93
2019-06-12 20:55Added TISC CPUpaul_longtine9+6192-7
2014-12-20 01:38aaaaaPaul Longtine1+31-38
2014-12-19 23:27add the thingPaul Longtine1+226-0
2014-12-19 23:25Initial commitPaul Longtine1+29-0